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Abstract 
The endless miniaturization of Si based MOSFETs has the key for driving the electronic revolution. However, scaling of the 
channel length is the enormous challenge to preserve the performance in terms of speed, power and electrostatic integrity at 
each technology nodes. Subsequently all researchers have been analyzing new device materials and architectures to fix this 
challenge. After continuous development in the areas of devices and materials have lastly conveyed III-V MOSFETs with 
high channel mobility. This paper is a discussion about the impact of fin height (HFin) and fin width (WFin) of a GaAs-
FinFET, which affect the reliability of the device in view of various performance measures. A detailed analysis about the 
impact of geometry parameters like (HFin) and (WFin) on the static or low frequency performances like threshold voltage 
(Vth), on-off ratio (Ion/Ioff ), power dissipation, subthreshold slope (SS), transconductance (gm), early voltage (VEA), gain (AV) 
and dynamic or high frequency performances as gate capacitance (Cgg), cut-off frequency (fT), delay (CV/I), energy (CV2), 
energy delay product (EDP) are systematically presented. 
© 2015 The Authors. Published by Elsevier B.V. 
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1. Main text  
With the continuation of CMOS scaling the conventional planar MOSFET’s leads to increase in SCE’s and 
leakage current [1][2]. In order to overcome SCEs and leakage current different device Multigate MOSFETs 
(Mug-FET) structures like Double gate,  Tri gate, FinFET were proposed [3][4]. Among these devices, 
FinFETs have acquired attentions because of their low cost process steps and compatibility with CMOS 
technology [5][6]. Continuous development and research in the areas of devices and materials have lastly 
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conveyed the III-V FinFETs with an agreement of higher device performances [7][8]. The FinFET performance 
depends on the process induced variations categorized under systematic values of  gate length Lg, underlap gate 
length Lun, gate oxide thickness tox, fin height HFin and fin width WFin [9]. This work systematically presents 
various performance metrics of a GaAs based FinFET. We have also analyzed the sensitivity of parameters 
towards the process variation like HFin and WFin.
2. Device design and simulation setup 
The 3-D GaAs on insulator FinFET architecture simulated in this work is shown in Fig. 1. An n-channel 
MOSFET having interfacial oxide as SiO2 with high-k material (Si3N4) as spacer in the underlap regions is 
modeled. The channel length (Lg) is considered as 20 nm. The Source/Drain length (LS/LD) as 40 nm, and 
doping is uniform with ND at a density of 5x1019 cm-3. The Equivalent Oxide Thickness (EOT) is 0.9 nm [10]  
and supply voltage VDD=0.7 V. The work function for the gate electrode is fixed as 4.5 eV. The channel is 
undoped which maximizes the effective mobility and hence on current density from the source. The channel to 
source and channel to drain underlap region Lun is 5 nm. The HFin and WFin are varied from 5 nm to 26 nm and 5 
nm to 20 nm respectively to investigate the parameter dependency. The technology parameters and the supply 
voltages used for the device simulations are according to the ITRS roadmap [11] for below 50 nm gate length 
devices. The drift-diffusion model is the default carrier transport model in Sentaurus device simulator, which is 
activated in the simulation. The inversion layer mobility models CVT (Lombardi), along with Shockley–Read–
Hall (SRH) and Auger recombination models are included [12]. 
Fig. 1. Cross sectional view of GaAs FinFET. 
3. Results and discussions 
As per literatures, taller fins in the device show higher on current (Ion), whereas narrow fins establish SCEs 
immunity. Hence, a trade–off is required in between device performances with its fin height HFin and fin width 
WFin. So, here a unique attempt has been made to present deep analysis of process variability dependency on 
various performance metrics of the GaAs-FinFET. According to the literature, access resistance problem is 
more serious in FinFETs. However, some solutions are available like increasing the HFin out of the gate region 
[6]. The parasitic resistance problem can be avoided by using higher HFin/Lg ratio which further increases the 
drain current. The ID-VGS characteristics with different HFin and WFin for GaAs-FinFET are plotted in Fig. 2 (a) 
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and (b) respectively. The Ioff is significantly reduced with decrease in HFin and WFin, which can be observed 
from the inset values of Fig. 2. This is because narrow fins cause the decrease of electric field in the silicon 
region which minimizes the leakage current. Fig. 3 (a) and (b) describe the variation of subthreshold slope (SS) 
and Vth with HFin and WFin. This analysis allows to figure out the trade-off among Ioff with an optimized Vth.  
Fig. 2 ID-VGS with variation of (a) HFin; (b) WFin. 
It is more important to fix the value of HFin for proper device operation with a better immunity towards short 
channel effects (SCEs). From Fig. 3(a), Vth decreases as HFin/Lg ratio increase leads to higher Vth roll-off and 
subthreshold slope for high HFin values. The Vth is extracted from ID-VGS curve and plotted in Fig. 3(b) by 
varying WFin/Lg ratio ranging from 0.2 to 1.0. Vth value decreases with increase in WFin/Lg ratio which will 
further degrades the device performance because of the SCEs like drain induced barrier lowering (DIBL), Vth
roll-off and channel length modulation (CLM). The dependency of intrinsic gain (AV) on cut-off frequency (fT) 
with a variation HFin and WFin for GaAs-FinFET is discussed in Fig. 4(a) and (b). From the figure, a decrement 
in HFin and WFin will depict a higher AV. Fig. 4(b) shows the intrinsic gain (AV) of the device against VGS with a 
variation of WFin/Lg ranging from 0.25 to 1.0 at VDD/2. A higher gain can be observed for the FinFETs having 
lower fin widths is because of the fully depletion of fins, which reduces the output conductance. 
Fig. 3 Dependency of SS and Vth on (a) HFin (b) WFin
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Fig. 5 (a) and (b) describe about important performance metrics like energy delay product (EDP=CV2*CV/I) 
and intrinsic delay ((Cgg*VDD)/Ieff) with a variation of HFin and WFin. There is an improvement can be observed 
in case of intrinsic delay with the increase in HFin. The trade-off between Ioff and Ion is discussed in Fig. 6 for 
different HFin and WFin values. Both Ioff and Ion are increasing with increase in HFin and WFin. So, for optimum 
design in case of high performance (HP) and low operating power (LOP), the HFin and WFin can be chosen in 
between 0.6xLg and 0.8xLg. So, it is very important to choose HFin and WFin to fit the delay requirements. Power 
Dissipation (PD) as a function of Ioff with variation of HFin and WFin is examined in Fig.7. From the Fig.7, PD
increases with increase in both values of HFin and WFin. This is due to the high Ioff for higher values of HFin and 
WFin. The extracted values for all above said parameters are tabulated and compared for different HFin and WFin
values in Table I. From the table, there is a significant improvement in Ion/Ioff can be observed for higher values 
of HFin as well as lower WFin values. Similar effects for other parameters with the variation of HFin and WFin can 
also be examined from the Table 1. From these results, one can carefully chose the critical device parameters.
Fig. 4 Dependency of AV on fT with variation of (a) HFin (b) WFin
Fig. 5 Dependency of Delay and EDP on (a) HFin (b) WFin
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4. Conclusion 
The process parameters like HFin and WFin are most important for designing FinFETs. Because of undoped 
channel, we can say that FinFETs are fully depleted with very low fin widths. This work assesses the 
performance analysis of a GaAs based FinFET for designing sub 20 nm technology node. From the results, we 
have obtained that taller fins are required for higher current drivability and narrower fins are required for higher 
immunization to SCEs. In case of HFin variation, HFin=0.6xLg case shows the optimum device performances in 
terms of gain and maximum frequency of operation. By thinning the WFin, we can able to make the FinFET free 
from substrate related effects which further improves the energy consumption, power dissipation, and SS of the 
device.
Fig.6 Tradeoff between Ioff on Ion for different (a) HFin (b) WFin
Fig. 7 Dependency of Delay on Ion with variation of (a) HFin (b) WFin
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Table 1. Various performance comparison of III-V FinFET 
cases 
Delay 
(CV/I) 
(ps) 
Energy (CV2) 
(J) 
x10-17
EDP 
(Js) 
x10-29
Inductance, Lsd (H) 
(Delay/gds) 
x10-7
Ion/Ioff 
x104
PD 
(Ioff*VDD) 
(nW) 
HFin/Lg
0.25 0.917 3.676 3.370 7.402 22.61 0.177 
0.6 0.762 4.508 3.434 3.205 11.00 0.538 
0.8 0.759 4.97 3.773 2.511 8.412 0.778 
1 0.794 5.44 4.320 2.044 5.232 1.311 
1.1 0.794 5.649 4.482 1.837 4.719 1.508 
1.3 0.785 5.958 4.679 1.534 4.013 1.891 
WFin/Lg
0.25 0.936 5.107 4.781 7.434 14.95 0.364 
0.5 0.794 5.44 4.320 2.044 5.232 1.311 
0.6 0.773 5.562 4.301 1.535 3.578 2.010 
0.8 0.739 5.813 4.297 0.975 1.765 4.454 
1 0.719 6.074 4.367 0.708 1.068 7.907 
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